RESEARCH ARTICLE | NOVEMBER 08 2023

E-mode AIGaN/GaN HEMTs using p-NiO gates 📀

Chao-Ching Chiang 💿 ; Hsiao-Hsuan Wan 💿 ; Jian-Sian Li 💿 ; Fan Ren 💿 ; Timothy Jinsoo Yoo 💿 ; Honggyu Kim 💿 ; S. J. Pearton 💿



J. Vac. Sci. Technol. B 41, 062205 (2023) https://doi.org/10.1116/6.0003119





Instruments for Advanced Science

 Knowledge
Experience
Expertise Click to view our product catalogue

www.HidenAnalytical.com € info@hiden.co.uk







E-mode AlGaN/GaN HEMTs using p-NiO gates

Cite as: J. Vac. Sci. Technol. B **41**, 062205 (2023); doi: 10.1116/6.0003119 Submitted: 5 September 2023 · Accepted: 16 October 2023 · Published Online: 8 November 2023



Chao-Ching Chiang,^{1,a)} ⁽¹ Hsiao-Hsuan Wan,¹ ⁽¹ Jian-Sian Li,¹ ⁽¹ Fan Ren,¹ ⁽¹ Timothy Jinsoo Yoo,² ⁽¹ Honggyu Kim,² ⁽¹ and S. J. Pearton² ⁽¹

AFFILIATIONS

¹Department of Chemical Engineering, University of Florida, Gainesville, Florida 32606 ²Department of Materials Science and Engineering, University of Florida, Gainesville, Florida 32606

^{a)}Electronic mail: cchiang@ufl.edu

ABSTRACT

Sputtered p-NiO films were used to suppress gate leakage and produce a positive shift in the gate voltage of AlGaN/GaN high-electron mobility transistors for e-mode operation. A direct comparison with Schottky-gated devices fabricated on the same wafer shows the utility of the NiO in increasing the on-off ratio and shifting the threshold voltage from -0.95 V (Schottky gated) to +0.9 V (NiO gated). The break-down voltage was 780 V for a $40\,\mu$ m drain-source separation. The subthreshold swing decreased from 181 mV/dec for Schottky-gated HEMTs to 128 mV/dec on NiO-gated devices. The simple fabrication process without any annealing or passivation steps shows the promise of NiO gates for e-mode AlGaN/GaN HEMT operation.

Published under an exclusive license by the AVS. https://doi.org/10.1116/6.0003119

I. INTRODUCTION

The use of p-NiO layers in the gate structure of AlGaN/GaN high electron mobility transistors (HEMTs) shows promise as a method for depleting the 2DEG in the channel to obtain a normally off operation.¹⁻¹¹ Compared with other approaches, no etching is needed to control the threshold voltage, and an absence of Mg diffusion is an issue in the more generally used p-GaN layers.¹² The doping and bonding in the NiO layers have been controlled by the initial deposition parameters or by postdeposition annealing.^{2,6} In some cases, Li-doping of the NiO has been used to tune the band alignment with the underlying AlGaN.³ Trigate GaN junction HEMTs were demonstrated using a p-type NiO in which the gate metal formed an Ohmic contact with NiO.⁴ The resulting devices exhibited minimal hysteresis with a low subthreshold slope of 63 mV/dec with a high on-off current ratio of 10^{8,4} Guo et al. reported p-NiO-gated HEMTs with a breakdown voltage of 1200 V and specific on-resistance of 2.22 m Ω cm², producing a Baliga's figure-of-merit of 0.65 GW/cm². However, these devices required gate etching and postannealing at 450 °C.7 The valence and conduction band offsets with AlGaN are in the range of 1.6-2.9 and 1.4–2.4 eV,^{11,1} respectively, providing excellent carrier confinement.

It is desirable to simplify the NiO approach to obtaining e-mode operation to make it competitive with other approaches such as the use of p-GaN gates or recessed gate structures.¹⁴⁻²¹ These structures still have issues such as threshold voltage instabilities due to electron trapping or charge storage effects.^{22–30}

One drawback of the sputtered NiO approach has been the need for performing relatively high-temperature annealing in some cases (350-500 °C) to optimize the NiO properties, ¹⁻⁷ but we have found that this problem can be solved by controlling the initial deposition conditions. In this paper, we show that no postdeposition annealing of NiO is needed to produce low-hysteresis, e-mode HEMTs and that stable operation is achieved without surface passivation. This simplified fabrication process makes this approach attractive for e-mode HEMT applications.

II. EXPERIMENT

The HEMT structure is shown in Fig. 1. The epitaxial structure grown by metal organic chemical vapor deposition on a semiinsulating 4H-SiC substrate consists of a $2\,\mu$ m, lower-growth temperature GaN buffer, a 55 nm undoped GaN channel, a 2 nm undoped Al_{0.25}Ga_{0.75}N, and a 1 nm GaN cap. The Ohmic contacts (Ti/AI/Ni/Au, annealed 850 °C, 30 s) and Schottky metal gate electrodes (Ni/Pt/Au) were formed by electron beam evaporation and lift-off of the metallization. We formed both Schottky-gated and NiO-gated devices on the same wafer, with a gate length of 200 μ m, a drain-source separation of 10–40 μ m, and a gate length of 1 μ m.

The NiO layers, which were 25 nm in total thickness, were deposited by magnetron sputtering in a system from Kurt Lesker.

07 April 2024 10:50



The process occurred at a working pressure of 3 mTorr with a power of 150 W and a radio frequency of 13.56 MHz, using dual targets to reach a deposition speed of approximately 2 Å s^{-1,30} An O2/Ar gas mixture with a ratio of 1:10 was used, resulting in polycrystalline films that exhibited a bandgap of 3.75 eV, a resistivity of 0.1 Ω cm, and a density of 5.6 g cm⁻³.

For scanning transmission electron microscopy (STEM) studies, cross-sectional samples were prepared by a standard in situ focused ion beam (FIB) thinning procedure using a FEI Helios Nanolab 600I dual beam FIB/scanning electron microscopy (SEM) with a Ga ion source. High-angle annular dark-field scanning transmission electron microscopy (HAADF-STEM) imaging was performed using an aberration-corrected Themis Z STEM (Fisher Scientific). Elemental analysis was performed using energydispersive x-ray spectroscopy (EDS) on the Themis Z equipped with a SuperX detector system.

The DC and pulse-mode device characteristics consisting of the drain current-voltage (I-V), forward and reverse gate I-V, and transfer characteristics were measured with an HP 4156 parameter analyzer at 25 °C. The breakdown voltages were examined by using a Tektronix curve tracer 371B.

III. RESULTS AND DISCUSSION

A low-magnification HAADF-STEM image showing the complete film stack with the gate contact and protective Pt layer on top is shown in Fig. 2(a). Damage at the bottom NiO interface is observed, which is likely due to sputtering-related damage. A highmagnification HAADF-STEM image in Fig. 2(b) reveals atomically abrupt interfaces from the GaN cap to the GaN channel with no extended defects observed. Note that the higher contrast in GaN is due to the higher atomic number (Z) of Ga (Z = 31) relative to that of Al (Z = 13). The corresponding atomic model of the GaN crystal structure is shown in Fig. 1(c) for the $[21\overline{3}0]$ zone axis. In Fig. 2(d),



FIG. 1. Schematic of an NiO/AIGaN/GaN HEMT structure. The gate length is 200 μ m, the source-drain distances are 10–40 μ m, the gate length is 1 μ m, and the thickness of the NiO is 25 nm.

a lower-magnification HAADF-STEM image is shown where the EDS acquisition was performed. The EDS line profile from the red arrow in Fig. 2(d) is shown in Fig. 1(e), indicating the correct film stack ordering.



FIG. 2. (a) Low-magnification HAADF-STEM image showing a film stack with protective Pt caps on top that were deposited in situ in the FIB. (b) High-magnification HAADF-STEM image from the box in (a) showing a GaN cap, Al_{0.25}Ga_{0.75}N layer, and GaN channel. The interfaces are atomically abrupt with no extended defects observed. The zone axis observed here is [2130] with respect to the GaN crystal structure. (c) Vesta model of the GaN structure for the [2130] zone axis. (d) Lower-magnification HAADF-STEM image in the nearby region where EDS acquisition was performed also showed damage at the NiO/GaN cap interface. (e) EDS line profile of atomic fractions over the red arrow in (d).



JVSTB

FIG. 3. Gate I-V characteristics from Schottky- and NiO-gated devices.



FIG. 4. Drain I–V from (a) Schottky-gated and (b) NiO-gated devices. For the former, the gate voltage is stepped from +2.0 to -2.0 V in steps of -0.5 V, while in the latter, the gate voltage is stepped from 3.5 to 0.5 V in steps of -0.5 V.



FIG. 5. Drain current-gate voltage characteristics from both types of devices.



FIG. 6. Transfer characteristics from both types of devices.



 $\ensuremath{\text{FIG. 7.}}$ Breakdown voltage as a function of drain-source distance for NiO-gated HEMTs.

Reference	NiO thickness	NiO doping	Passivation		Gate recess	NiO annealing	Sat. I _d	Resistance	Max G _m	V_{th}
Unit	nm	cm^{-3}		nm	nm		mA/mm	Ohm mm	mS/mm	V
This work	20	10^{18}	No passivation		0	No annealing	300	25	105	0.9
Guo <i>et al.</i> ⁷	100	2×10^{17}	SiNx	100	9	450 °C Air 10 min	520	11.8	145	1.73
Guo <i>et al</i> . ¹	100	1.33×10^{18}	SiNx	200	9	450 °C O ₂ 10 min	520	10.8	116	0.6
Huang <i>et al.</i> ⁸	70	10^{18}	AlO	_	0	500 °C O ₂ 30 min	100	_	55	0.33
Du et $al.^2$	_	6.0×10^{18}	SiNx	5	0	350 °C N ₂ 3 min	240	20	40	0.55
Li et al. ⁹	_	3.8×10^{17}	No passivation		10	400 °C O ₂ 10 min	170	25	90	0.4

TABLE I. Comparison of the dc performance of reported NiO-gated E-mode HEMTs.

The gate I–V characteristics from the Schottky- and NiO-gated HEMTs are shown in Fig. 3. Note that there is more than one order of magnitude reduction in reverse leakage current due to the larger effective barrier height of the heterojunction gate.



FIG. 8. Pulse-mode transfer curves of (a) Schottky- and (b) NiO-gated devices with various maximum gate voltage sweeps.

The leakage current at -20 V for the Schottky gate was 1.6×10^{-2} mA/mm, while this number decreased to 5.2×10^{-4} mA/mm for the NiO gate. The Schottky barrier height for the former was 0.58 eV with an effective ideality factor of 3.75, indicating the presence of multiple current transport mechanisms.^{1,2} The ideality factor for the NiO gate was 2.78.

The I_D-V_{DS} characteristics from the Schottky- and NiO-gated devices are shown in Fig. 4, with excellent saturation performance and maximum saturation output current densities of 450 and 320 mA/mm, respectively. Figure 5 shows the ON/OFF drain current ratios of ~10⁵ for Schottky-gated devices and ~10⁶ for NiO-gated devices, with subtreshold swings (SS) of 181 and 128 mV/dec, respectively. The on-resistance (Ron) of 25.2 Ω mm corresponds to a specific on-resistance of (Ron, sp) of 7.06 m Ω cm². The threshold voltages calculated from Fig. 6 were -0.95 V for the Schottky-gated HEMTs, corresponding to depletion-mode operation, while the NiO-gated HEMTs had V_{th} of +0.9 V, corresponding to enhancement mode operation. The maximum transconductance of the NiO-gated devices was 105 mS/mm. The relatively low SS values and good transconductance demonstrate that the p-NiO gate



FIG. 9. Gate voltage difference between up sweep and down sweep at a fixed drain current of 1 mA/mm.



FIG. 10. Pulse-mode transfer curves of (a) Schottky- and (b) NiO-gated devices at various drain voltages.

provides competitive pinch-off characteristics and is a promising option as a p-type gate for GaN-based HEMTs.

The dependence of breakdown voltage, defined as the voltage at a reverse current density of 0.1 mA mm, as a function of drain-source distance is shown in Fig. 7. The values were 220 V for $10\,\mu\text{m}$, 450 V for $20\,\mu\text{m}$, and 780 V for $40\,\mu\text{m}$ separation. These correspond to Baliga figures of merit of 6.9, 28.7, and 86.2 MW/cm². Table I summarizes a comparison of literature values for NiO-gated HEMTs. What is noteworthy in our case is the absence of any annealing steps or the passivation layer, which still results in decent performance with a simplified fabrication process.

To examine the gate lag effect of both types of devices, the pulse-mode I-V tests were conducted by changing the maximum gate voltage (Vg, max) and the drain voltage. When testing in pulse mode with different $V_{g, max}$, the base stress voltage was set at -6 Vwith a fixed drain voltage of 10 V for both types of HEMTs. The pulse width and period were set to 1 and 20 ms, respectively. For the Schottky-gated devices, the gate voltage rises to the $V_{g,\ max}$ values of 0.5, 1, 1.5, and 2 V in the upward sweep. For the NiO-gated devices, the gate voltage rises to the $V_{g,\ max}$ values of 2, 3, and 4 V in an upward sweep. In the downward sweep, the base voltage was set to the corresponding $V_{g,\mbox{ max}}$ reducing to -7 V, as depicted in Fig. 8. Both types of devices showed reliable stability under these varying Vg, max conditions, with no significant divergence. The voltage hysteresis at a drain current of 1 mA/mm was roughly 120 mV for the Schottky-gated devices and below 50 mV for all the NiO-gated devices, as seen in Fig. 9.

For the pulse-mode I-V with various drain voltages, the pulsed gate voltage was swept from -2 to 2 V (Schottky gated) and -1 to 3 V (NiO gated) with the same base stress voltage of -6 V. The drain voltage was varied from 1 to 4 V for the Schottky-gated devices and from 1 to 8 V for the NiO-gated devices. In the descending sweep, the base stress voltage was set at the maximum gate voltage, 2 and 3 V, respectively. The pulsed gate voltage then dropped from this base level to the start of the curves, as illustrated in Fig. 10. These tests showed that the tested drain voltage had a minimal impact on the threshold voltage of both devices. However, it did increase electron trapping in the channel. Notably, both types it did increase electron trapping in the channel. Notably, both types of devices exhibited minor hysteresis and current variation, but their stability remained satisfactory.

IV. SUMMARY AND CONCLUSIONS

We describe a simple fabrication process for NiO-gated AlGaN/GaN HEMTs, which provides excellent pinch-off and breakdown characteristics without the need for postNiO deposition annealing or the patterning and deposition of any passivation layers. The other advantages over p-GaN gates include the absence of etching steps or Mg diffusion issues.

ACKNOWLEDGMENTS

The work at UF was performed as part of the Interaction of Ionizing Radiation with Matter University Research Alliance (IIRM-URA), sponsored by the Department of Defense, Defense Threat Reduction Agency under Award No. HDTRA1-20-2-0002. The content of the information does not necessarily reflect the position or the policy of the federal government, and no official endorsement should be inferred.

AUTHOR DECLARATIONS

Conflict of Interest

The authors have no conflicts to disclose.



pubs.aip.org/avs/jvb

Author Contributions

Chao-Ching Chiang: Data curation (equal); Formal analysis (equal); Investigation (equal); Writing – original draft (equal). Hsiao-Hsuan Wan: Investigation (equal). Jian-Sian Li: Investigation (equal): Fan Ren: Conceptualization (equal); Project administration (equal); Supervision (equal); Writing – review & editing (equal). Timothy Jinsoo Yoo: Formal analysis (equal); Investigation (equal); Writing – original draft (equal). Honggyu Kim: Supervision (equal); Writing – original draft (equal). Honggyu Kim: Supervision (equal); Writing – original draft (equal); Writing – review & editing (equal).

DATA AVAILABILITY

The data that support the findings of this study are available within the article.

REFERENCES

- ¹H. Guo *et al.*, Appl. Phys. Rev. **8**, 041405 (2021).
- ²Y. Du et al., J. Phys. D: Appl. Phys. 55, 474001 (2022).

³G. Li, X. Li, J. Zhao, F. Yan, Q. Zhu, and X. Gao, J. Mater. Chem. C 8, 1125 (2020).

⁴Y. Ma et al., Appl. Phys. Lett. 117, 143506 (2020).

⁵L. Li, J. Chen, Z. Liu, T. Que, X. Gu, L. He, and Y. Liu, Appl. Surf. Sci. 475, 1043 (2019).

⁶Y. Ren, L. Li, N. Liu, K. Zhang, C. Li, Z. Chen, and B. Zhang, Vacuum 182, 109784 (2020).

⁷H. Guo *et al.*, IEEE Electron Device Lett. **43**, 268 (2022).

⁸S. J. Huang, C. W. Chou, Y. K. Su, J. H. Lin, H. C. Yu, D. L. Chen, and J. L. Ruan, Appl. Surf. Sci. 401, 373 (2017).

⁹L. Li, W. Wang, L. He, J. Zhang, Z. Wu, B. Zhang, and Y. Liu, Mater. Sci. Semicond. Process. **67**, 141 (2017).

¹⁰A. Suzuki, S. Choe, Y. Yamada, N. Otsuka, and D. Ueda, Jpn. J. Appl. Phys. 55, 121001 (2016).

- ¹¹T. Zhang, L. Wang, X. Li, Y. Bu, T. Pu, R. Wang, L. Li, and J. P. Ao, Appl. Surf. Sci. **462**, 799 (2018).
- ¹²T. Narita *et al.*, J. Appl. Phys. **128**, 090901 (2020).
- ¹³X. Xia, J. S. Li, C. C. Chiang, T. J. Yoo, F. Ren, H. Kim, and S. J. Pearton, J. Vac. Sci. Technol. A 40, 053401 (2022).
- ¹⁴K. J. Chen, O. Häberlen, A. Lidow, C. L. Tsai, T. Ueda, Y. Uemoto, and Y. Wu, IEEE Trans. Electron Devices 64, 779 (2017).
- ¹⁵Y. Uemoto, M. Hikita, H. Ueno, H. Matsuo, H. Ishida, M. Yanagihara, T. Ueda, T. Tanaka, and D. Ueda, IEEE Trans. Electron Devices 54, 3393 (2007).
- ¹⁶Y. Cai, Y. Zhou, K. M. Lau, and K. J. Chen, IEEE Trans. Electron Devices **53**, 2207 (2006).
- ¹⁷W. Saito, Y. Takada, M. Kuraguchi, K. Tsuda, and I. Omura, IEEE Trans. Electron Devices **53**, 356 (2006).
- ¹⁸M. Meneghini, O. Hilt, J. Wuerfl, and G. Meneghesso, Energies 10, 153 (2017).
- ¹⁹G. Greco, F. Iucolano, and F. Roccaforte, Mater. Sci. Semicond. Process. 78, 96 (2018).
- ²⁰R. H. Hao *et al.*, IEEE Electron Device Lett. **38**, 1567 (2017).
- ²¹S. Yang, S. Liu, C. Liu, Y. Lu, and K. J. Chen, Appl. Phys. Lett. **105**, 223508 (2014).
- 22 J. He, G. Tang, and K. J. Chen, IEEE Electron Device Lett. 39, 1576–1579 (2018).
- ²³Y. Shi, Q. Zhou, Q. Cheng, P. Wei, L. Zhu, D. Wei, A. Zhang, W. Chen, and B. Zhang, IEEE Trans. Electron Devices 66, 876 (2019).
- ²⁴T. Oeder and M. Pfost, IEEE Trans. Electron Devices 68, 4322 (2021).
- ²⁵H. Jiang, R. Zhu, Q. Lyu, and K. M. Lau, <u>IEEE Electron Device Lett.</u> 40, 530 (2019).
- ²⁶H. Wang *et al.*, Appl. Phys. Lett. **119**, 023507 (2021).
- **27**Y. Zhong *et al.*, IEEE Electron Device Lett. **40**, 1495 (2019).
- ²⁸H. Jiang, Q. Lyu, R. Zhu, P. Xiang, K. Cheng, and K. M. Lau, IEEE Trans. Electron Devices 68, 653 (2021).
- ²⁹M. Ishida, T. Ueda, T. Tanaka, and D. Ueda, IEEE Trans. Electron Devices 60, 3053 (2013).
- ⁵⁰M. Zhu, C. Erine, J. Ma, M. S. Nikoo, L. Nela, P. Sohi, and E. Matioli, IEEE Electron Device Lett. **42**, 82 (2021).
- ³¹J. S. Li, X. Xia, C. C. Chiang, D. C. Hays, B. P. Gila, V. Craciun, F. Ren, and S. J. Pearton, J. Vac. Sci. Technol. A **41**, 013405 (2023).